Sciweavers

    7 search results - page 2 / 2
    » Bitwidth-aware scheduling and binding in high-level synthesi...
    Sort
    View
    ISSS
    2002
    IEEE
    176views Hardware» more  ISSS 2002»
    Controller Estimation for FPGA Target Architectures during High-Level Synthesis
    13 years 10 months ago
    Controller Estimation for FPGA Target Architectures during High-Level Synthesis
    Download  www.fzi.de
    In existing synthesis systems, the influence of the area and delay of the controller is not or not sufficiently taken into account. But the controller can have a big influence,...
    Oliver Bringmann, Wolfgang Rosenstiel, Carsten Men...
    claim paper
    Read More »
    ISLPED
    2003
    ACM
    155views Hardware» more  ISLPED 2003»
    Low-power high-level synthesis for FPGA architectures
    13 years 10 months ago
    Low-power high-level synthesis for FPGA architectures
    Download  www.icims.csl.uiuc.edu
    This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
    Deming Chen, Jason Cong, Yiping Fan
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.