Sciweavers

799 search results - page 160 / 160
» Bound Performance Models of Heterogeneous Parallel Processin...
Sort
View
JSA
2010
173views more  JSA 2010»
13 years 3 days ago
Hardware/software support for adaptive work-stealing in on-chip multiprocessor
During the past few years, embedded digital systems have been requested to provide a huge amount of processing power and functionality. A very likely foreseeable step to pursue th...
Quentin L. Meunier, Frédéric P&eacut...
CLUSTER
2003
IEEE
13 years 10 months ago
Coordinated Checkpoint versus Message Log for Fault Tolerant MPI
— Large Clusters, high availability clusters and Grid deployments often suffer from network, node or operating system faults and thus require the use of fault tolerant programmin...
Aurelien Bouteiller, Pierre Lemarinier, Gér...
TIP
2008
144views more  TIP 2008»
13 years 5 months ago
Incremental Refinement of Image Salient-Point Detection
Low-level image analysis systems typically detect "points of interest", i.e., areas of natural images that contain corners or edges. Most of the robust and computationall...
Yiannis Andreopoulos, Ioannis Patras
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
13 years 11 months ago
Multiple Instruction Stream Processor
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...
Richard A. Hankins, Gautham N. Chinya, Jamison D. ...