6 search results - page 2 / 2 » Buffered clock tree sizing for skew minimization under power... |
DATE
2006
IEEE
13 years 11 months ago
2006
IEEE
The existence of non-uniform thermal gradients on the substrate in high performance IC’s can significantly impact the performance of global on-chip interconnects. This issue is...