56 search results - page 12 / 12 » Buffering global interconnects in structured ASIC design |
OOPSLA
2005
Springer
13 years 10 months ago
2005
Springer
It is now well established that the device scaling predicted by Moore’s Law is no longer a viable option for increasing the clock frequency of future uniprocessor systems at the...