96 search results - page 20 / 20 » Clock-Aware Placement for FPGAs |
FPGA
2003
ACM
13 years 10 months ago
2003
ACM
One of the most difficult and time-consuming steps in the creation of an FPGA is its transistor-level design and physical layout. Modern commercial FPGAs typically consume anywher...