Sciweavers

39 search results - page 1 / 8
» Communication Centric Architectures for Turbo-Decoding on Em...
Sort
View
DATE
2003
IEEE
180views Hardware» more  DATE 2003»
13 years 9 months ago
Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors
Software implementations of channel decoding algorithms are attractive for communication systems with their large variety of existing and emerging standards due to their flexibil...
Frank Gilbert, Michael J. Thul, Norbert Wehn
DATE
2006
IEEE
134views Hardware» more  DATE 2006»
13 years 10 months ago
ASIP-based multiprocessor SoC design for simple and double binary turbo decoding
This paper presents a new multiprocessor platform for high throughput turbo decoding. The proposed platform is based on a new configurable ASIP combined with an efficient memory a...
Olivier Muller, Amer Baghdadi, Michel Jéz&e...
EUROPAR
2001
Springer
13 years 8 months ago
Multiprocessor Clustering for Embedded Systems
Abstract. In this paper, we address two key trends in the synthesis of implementations for embedded multiprocessors — (1) the increasing importance of managing interprocessor com...
Vida Kianzad, Shuvra S. Bhattacharyya
CODES
1999
IEEE
13 years 8 months ago
Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors
This paper presents an enhancement of our "Algorithm Architecture Adequation" (AAA) prototyping methodology which allows to rapidly develop and optimize the implementati...
Thierry Grandpierre, Christophe Lavarenne, Yves So...
DAC
2008
ACM
14 years 5 months ago
Latency and bandwidth efficient communication through system customization for embedded multiprocessors
We present a cross-layer customization methodology for latency and bandwidth efficient inter-core communication in embedded multiprocessors. The methodology integrates compiler, o...
Chenjie Yu, Peter Petrov