Sciweavers

54 search results - page 2 / 11
» Comparing Adaptive Routing and Dynamic Voltage Scaling for L...
Sort
View
DATE
2003
IEEE
189views Hardware» more  DATE 2003»
13 years 11 months ago
Energy-Aware Adaptive Checkpointing in Embedded Real-Time Systems
We present an integrated approach that provides fault tolerance and dynamic power management for a real-time task executing in an embedded system. Fault tolerance is achieved thro...
Ying Zhang, Krishnendu Chakrabarty
ISPASS
2009
IEEE
14 years 14 days ago
User- and process-driven dynamic voltage and frequency scaling
We describe and evaluate two new, independently-applicable power reduction techniques for power management on processors that support dynamic voltage and frequency scaling (DVFS):...
Bin Lin, Arindam Mallik, Peter A. Dinda, Gokhan Me...
CSREAESA
2003
13 years 7 months ago
A Comparative Study of Dynamic Voltage Scaling Techniques for Low-Power Video Decoding
This paper presents a comparison of power-aware video decoding techniques that utilize Dynamic Voltage Scaling (DVS) capability. Three techniques were simulated and compared in te...
Eriko Nurvitadhi, Ben Lee, Chansu Yu, Myungchul Ki...
ICCAD
2002
IEEE
157views Hardware» more  ICCAD 2002»
14 years 2 months ago
Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads
Dynamic voltage scaling (DVS) reduces the power consumption of processors when peak performance is unnecessary. However, the achievable power savings by DVS alone is becoming limi...
Steven M. Martin, Krisztián Flautner, Trevo...
MICRO
2002
IEEE
117views Hardware» more  MICRO 2002»
13 years 5 months ago
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction
On-chip caches represent a sizeable fraction of the total power consumption of microprocessors. Although large caches can significantly improve performance, they have the potentia...
Nam Sung Kim, Krisztián Flautner, David Bla...