Sciweavers

12 search results - page 3 / 3
» Component-Wise Instruction-Cache Behavior Prediction
Sort
View
RTSS
2006
IEEE
13 years 11 months ago
Tightening the Bounds on Feasible Preemption Points
Caches have become invaluable for higher-end architectures to hide, in part, the increasing gap between processor speed and memory access times. While the effect of caches on timi...
Harini Ramaprasad, Frank Mueller
VLDB
1999
ACM
145views Database» more  VLDB 1999»
13 years 9 months ago
DBMSs on a Modern Processor: Where Does Time Go?
Recent high-performance processors employ sophisticated techniques to overlap and simultaneously execute multiple computation and memory operations. Intuitively, these techniques ...
Anastassia Ailamaki, David J. DeWitt, Mark D. Hill...