Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
51
search results - page 11 / 11
»
Computing the Throughput of Replicated Workflows on Heteroge...
Sort
relevance
views
votes
recent
update
View
thumb
title
20
click to vote
CODES
2003
IEEE
151
views
Software Engineering
»
more
CODES 2003
»
A modular simulation framework for architectural exploration of on-chip interconnection networks
13 years 10 months ago
Download
www.coware.com
Ever increasing complexity and heterogeneity of SoC platforms require diversified on-chip communication schemes beyond the currently omnipresent shared bus architectures. To prev...
Tim Kogel, Malte Doerper, Andreas Wieferink, Raine...
claim paper
Read More »
« Prev
« First
page 11 / 11
Last »
Next »