Sciweavers

51 search results - page 11 / 11
» Computing the Throughput of Replicated Workflows on Heteroge...
Sort
View
CODES
2003
IEEE
13 years 10 months ago
A modular simulation framework for architectural exploration of on-chip interconnection networks
Ever increasing complexity and heterogeneity of SoC platforms require diversified on-chip communication schemes beyond the currently omnipresent shared bus architectures. To prev...
Tim Kogel, Malte Doerper, Andreas Wieferink, Raine...