Sciweavers

2 search results - page 1 / 1
» Concurrent Self-Test with Partially Specified Patterns for L...
Sort
View
ETS
2009
IEEE
79views Hardware» more  ETS 2009»
13 years 3 months ago
Concurrent Self-Test with Partially Specified Patterns for Low Test Latency and Overhead
Structural on-line self-test may be performed to detect permanent faults and avoid their accumulation. This paper improves concurrent BIST techniques based on a deterministic test ...
Michael A. Kochte, Christian G. Zoellin, Hans-Joac...
DATE
1999
IEEE
147views Hardware» more  DATE 1999»
13 years 9 months ago
Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths
In this paper, new and efficient BIST methodology and BIST hardware insertion algorithms are presented for RTL data paths obtained from high level synthesis. The methodology is ba...
Nicola Nicolici, Bashir M. Al-Hashimi