Sciweavers

31 search results - page 7 / 7
» Controllability-driven Power Virus Generation for Digital Ci...
Sort
View
ISLPED
2003
ACM
122views Hardware» more  ISLPED 2003»
13 years 10 months ago
A mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores
Ever shrinking device sizes and innovative micro-architectural and circuit design techniques have made it possible to have multi-million transistor systems running at multi-gigahe...
Venkata Syam P. Rapaka, Diana Marculescu