Sciweavers

5 search results - page 1 / 1
» Cost-Effective Compiler Directed Memory Prefetching and Bypa...
Sort
View
IEEEPACT
2002
IEEE
13 years 9 months ago
Cost-Effective Compiler Directed Memory Prefetching and Bypassing
Daniel Ortega, Eduard Ayguadé, Jean-Loup Ba...
IEEEPACT
2003
IEEE
13 years 9 months ago
Compiler-Directed Content-Aware Prefetching for Dynamic Data Structures
This paper describes Compiler-Directed Content-Aware Prefetching (CDCAP), an integrated compiler and hardware approach for prefetching dynamic data structures. The approach utiliz...
Hassan Al-Sukhni, Ian Bratt, Daniel A. Connors
PROCEDIA
2010
148views more  PROCEDIA 2010»
12 years 11 months ago
SysCellC: a data-flow programming model on multi-GPU
High performance computing with low cost machines becomes a reality with GPU. Unfortunately, high performances are achieved when the programmer exploits the architectural specific...
Dominique Houzet, Sylvain Huet, Anis Rahman
HPCC
2009
Springer
13 years 9 months ago
On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors
Usual cache optimisation techniques for high performance computing are difficult to apply in embedded VLIW applications. First, embedded applications are not always well structur...
Samir Ammenouche, Sid Ahmed Ali Touati, William Ja...
ICCAD
2008
IEEE
153views Hardware» more  ICCAD 2008»
14 years 1 months ago
SPM management using Markov chain based data access prediction
— Leveraging the power of scratchpad memories (SPMs) available in most embedded systems today is crucial to extract maximum performance from application programs. While regular a...
Taylan Yemliha, Shekhar Srikantaiah, Mahmut T. Kan...