Sciweavers

6 search results - page 2 / 2
» DPA on Quasi Delay Insensitive Asynchronous Circuits: Formal...
Sort
View
CHES
2006
Springer
205views Cryptology» more  CHES 2006»
13 years 9 months ago
Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks
Balanced dynamic dual-rail gates and asynchronous circuits have been shown, if implemented correctly, to have natural and efficient resistance to side-channel attacks. Despite thei...
Konrad J. Kulikowski, Alexander B. Smirnov, Alexan...