Sciweavers

59 search results - page 1 / 12
» Design Framework for Partial Run-Time FPGA Reconfiguration
Sort
View
ERSA
2008
185views Hardware» more  ERSA 2008»
13 years 5 months ago
Design Framework for Partial Run-Time FPGA Reconfiguration
Partial reconfiguration (PR) reveals many opportunities for integration into FPGA design for potential system optimizations such as reduced area, increased performance, and increa...
Chris Conger, Ann Gordon-Ross, Alan D. George
FPL
2005
Springer
140views Hardware» more  FPL 2005»
13 years 9 months ago
A Configuration Memory Architecture for Fast Run-Time-Reconfiguration of FPGAs
This paper presents a configuration memory architecture that offers fast FPGA reconfiguration. The underlying principle behind the design is the use of fine-grained partial rec...
Usama Malik, Oliver Diessel
FPL
2006
Springer
147views Hardware» more  FPL 2006»
13 years 8 months ago
Secure Content Distribution System Based on Run-Time Partial Hardware Reconfiguration
A secure content distribution system is prototyped based on run-time partial reconfigurability of an FPGA. The system provides a robust content protection scheme for online conten...
Yohei Hori, Hiroyuki Yokoyama, Kenji Toda
TIM
2010
188views Education» more  TIM 2010»
12 years 11 months ago
An Effective Framework to Evaluate Dynamic Partial Reconfiguration in FPGA Systems
Abstract--The most popular representative devices of reconfigurable computing are the Field Programmable Gate Arrays (FPGAs). A promising feature of an FPGA is the ability to reuse...
Kyprianos Papadimitriou, Antonis Anyfantis, Aposto...
ARCS
2005
Springer
13 years 10 months ago
An FPGA Dynamically Reconfigurable Framework for Modular Robotics
Dynamic Reconfiguration has always constituted a challenge for embedded systems designers. Nowadays, technological developments make possible to do it on Xilinx FPGAs, but setting...
Andres Upegui, Rico Moeckel, Elmar Dittrich, Auke ...