Sciweavers

6 search results - page 1 / 2
» Design Methodology of a 200MHz Superscalar Microprocessor: S...
Sort
View
DAC
1998
ACM
13 years 9 months ago
Design Methodology of a 200MHz Superscalar Microprocessor: SH-4
Toshihiro Hattori, Yusuke Nitta, Mitsuho Seki, Sus...
DAC
2001
ACM
14 years 5 months ago
JouleTrack - A Web Based Tool for Software Energy Profiling
A software energy estimation methodology is presented that avoids explicit characterization of instruction energy consumption and predicts energy consumption to within 3% accuracy...
Amit Sinha, Anantha Chandrakasan
HPCA
2003
IEEE
14 years 5 months ago
Deterministic Clock Gating for Microprocessor Power Reduction
With the scaling of technology and the need for higher performance and more functionality, power dissipation is becoming a major bottleneck for microprocessor designs. Pipeline ba...
Hai Li, Swarup Bhunia, Yiran Chen, T. N. Vijaykuma...
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
13 years 9 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
SIGMETRICS
2003
ACM
129views Hardware» more  SIGMETRICS 2003»
13 years 10 months ago
Run-time modeling and estimation of operating system power consumption
The increasing constraints on power consumption in many computing systems point to the need for power modeling and estimation for all components of a system. The Operating System ...
Tao Li, Lizy Kurian John