Sciweavers

29 search results - page 5 / 6
» Designing Area and Performance Constrained SIMD VLIW Image P...
Sort
View
LCTRTS
2005
Springer
13 years 9 months ago
Complementing software pipelining with software thread integration
Software pipelining is a critical optimization for producing efficient code for VLIW/EPIC and superscalar processors in highperformance embedded applications such as digital sign...
Won So, Alexander G. Dean
ICIP
2006
IEEE
14 years 6 months ago
FPGA Architecture for Real-Time Video Noise Estimation
This paper proposes a hardware architecture of a video noise estimation algorithm capable of real-time processing. The objectives consist of adapting a computationally demanding n...
Francois-Xavier Lapalme, Aishy Amer, Chunyan Wang
FPGA
2004
ACM
119views FPGA» more  FPGA 2004»
13 years 9 months ago
A quantitative analysis of the speedup factors of FPGAs over processors
The speedup over a microprocessor that can be achieved by implementing some programs on an FPGA has been extensively reported. This paper presents an analysis, both quantitative a...
Zhi Guo, Walid A. Najjar, Frank Vahid, Kees A. Vis...
ICIP
2005
IEEE
13 years 10 months ago
Adaptive transcoding proxy architecture for video streaming in mobile networks
Wireless video streaming is an area of extensive research due to the error-prone nature of the radio channel with variations in throughput and delay. In mobile networks, handovers...
Matthias Dick, Jens Brandt, Verena Kahmann, Lars C...
ISCAPDCS
2007
13 years 5 months ago
Architectural requirements of parallel computational biology applications with explicit instruction level parallelism
—The tremendous growth in the information culture, efficient digital searches are needed to extract and identify information from huge data. The notion that evolution in silicon ...
Naeem Zafar Azeemi