11 search results - page 3 / 3 » Dual-Vdd Buffer Insertion for Power Reduction |
ICCD
2008
IEEE
13 years 11 months ago
2008
IEEE
Abstract— Clock gating is a popular technique for reducing power dissipation in clock network. Although there have been numerous research efforts on clock gating, the previous ap...