Sciweavers

16 search results - page 4 / 4
» Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches
Sort
View
CASES
2007
ACM
13 years 9 months ago
An integrated ARM and multi-core DSP simulator
In this paper we describe the design and implementation of a flexible, and extensible, just-in-time ARM simulator designed to run co-operatively with a multi-core DSP simulator on...
Sharad Singhai, MingYung Ko, Sanjay Jinturkar, May...