Sciweavers

69 search results - page 14 / 14
» Dynamic Fetch Engine for Simultaneous Multithreaded Processo...
Sort
View
PLDI
2010
ACM
13 years 11 months ago
Adversarial memory for detecting destructive races
Multithreaded programs are notoriously prone to race conditions, a problem exacerbated by the widespread adoption of multi-core processors with complex memory models and cache coh...
Cormac Flanagan, Stephen N. Freund
CODES
2005
IEEE
13 years 11 months ago
Future wireless convergence platforms
As wireless platforms converge to multimedia systems, architectures must converge to support voice, data, and video applications. From a processor architecture perspective, suppor...
C. John Glossner, Mayan Moudgill, Daniel Iancu, Ga...
SAFECOMP
2005
Springer
13 years 11 months ago
Are High-Level Languages Suitable for Robust Telecoms Software?
In the telecommunications sector product development must minimise time to market while delivering high levels of dependability, availability, maintainability and scalability. High...
Jan Henry Nyström, Philip W. Trinder, David J...
CODES
2007
IEEE
14 years 4 days ago
Performance modeling for early analysis of multi-core systems
Performance analysis of microprocessors is a critical step in defining the microarchitecture, prior to register-transfer-level (RTL) design. In complex chip multiprocessor systems...
Reinaldo A. Bergamaschi, Indira Nair, Gero Dittman...