46 search results - page 10 / 10 » Dynamic Translation Memory: Using Statistical Machine Transl... |
NOCS
2007
IEEE
13 years 11 months ago
2007
IEEE
The paper introduces Network-on-Chip (NoC) design methodology and low cost mechanisms for supporting efficient cache access and cache coherency in future high-performance Chip Mul...