186 search results - page 38 / 38 » Dynamically Reconfiguring Processor Resources to Reduce Powe... |
ISCA
2009
IEEE
13 years 11 months ago
2009
IEEE
This paper presents a novel technique, Memory Mapped ECC, which reduces the cost of providing error correction for SRAM caches. It is important to limit such overheads as processo...