2 search results - page 1 / 1 » Effective Instruction Prefetching in Chip Multiprocessors fo... |
HPCA
2005
IEEE
14 years 4 months ago
2005
IEEE
In this paper, we study the instruction cache miss behavior of four modern commercial applications (a database workload, TPC-W, SPECjAppServer2002 and SPECweb99). These applicatio...
CF
2004
ACM
13 years 9 months ago
2004
ACM
The ever increasing gap between processor and memory speed, sometimes referred to as the Memory Wall problem [42], has a very negative impact on performance. This mismatch will be...