2 search results - page 1 / 1 » Efficient Techniques for Modeling Chip-Level Interconnect, S... |
DATE
1999
IEEE
13 years 9 months ago
1999
IEEE
Modern IC design requires accurate analysis and modeling of chip-level interconnect, the substrate and package parasitics. Traditional approaches for such analyses are computation...
ICCAD
1996
IEEE
13 years 9 months ago
1996
IEEE
-- In this tutorial we discuss concepts and techniques for the accurate and efficient modeling and extraction of interconnect parasitics in VLSI designs. Due toincreasing operating...