16 search results - page 4 / 4 » Efficient Tree Layout in a Multilevel Memory Hierarchy |
IPPS
2010
IEEE
13 years 2 months ago
2010
IEEE
Abstract--The now commonplace multi-core chips have introduced, by design, a deep hierarchy of memory and cache banks within parallel computers as a tradeoff between the user frien...