Sciweavers

2 search results - page 1 / 1
» Eliminating voltage emergencies via microarchitectural volta...
Sort
View
ISLPED
2004
ACM
139views Hardware» more  ISLPED 2004»
13 years 9 months ago
Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization
Microprocessor designers use techniques such as clock gating to reduce power dissipation. An unfortunate side-effect of these techniques is the processor current fluctuations th...
Kim M. Hazelwood, David Brooks
ISLPED
2007
ACM
84views Hardware» more  ISLPED 2007»
13 years 5 months ago
Towards a software approach to mitigate voltage emergencies
Increases in peak current draw and reductions in the operating voltages of processors continue to amplify the importance of dealing with voltage fluctuations in processors. One a...
Meeta Sharma Gupta, Krishna K. Rangan, Michael D. ...