Sciweavers

2 search results - page 1 / 1
» Energy reduction for STT-RAM using early write termination
Sort
View
ISLPED
2010
ACM
229views Hardware» more  ISLPED 2010»
13 years 4 months ago
An energy efficient cache design using spin torque transfer (STT) RAM
The on-chip memory is a dominant source of power and energy consumption in modern and future processors. This paper explores the use of a new emerging non-volatile memory technolo...
Mitchelle Rasquinha, Dhruv Choudhary, Subho Chatte...
ICCAD
2009
IEEE
109views Hardware» more  ICCAD 2009»
13 years 2 months ago
Energy reduction for STT-RAM using early write termination
The emerging Spin Torque Transfer memory (STT-RAM) is a promising candidate for future on-chip caches due to STT-RAM's high density, low leakage, long endurance and high acce...
Ping Zhou, Bo Zhao, Jun Yang 0002, Youtao Zhang