Sciweavers

3 search results - page 1 / 1
» Energy-efficient Hardware Architecture and VLSI Implementati...
Sort
View
VLSISP
2010
148views more  VLSISP 2010»
13 years 3 months ago
Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive
Abstract Polyphase channelizer is an important component of subband adaptive filtering systems. This paper presents an energy-efficient hardware architecture and VLSI implementatio...
Yongtao Wang, Hamid Mahmoodi, Lih-Yih Chiou, Hunso...
ISCAS
2003
IEEE
183views Hardware» more  ISCAS 2003»
13 years 10 months ago
Polyphase IIR filter banks for subband adaptive echo cancellation applications
Polyphase IIR structures are known to be very attractive for very high performance filters that can be designed using very few coefficients. This combined with their reduced sensi...
Artur Krukowski, Izzet Kale
VLSID
2006
IEEE
158views VLSI» more  VLSID 2006»
13 years 10 months ago
Programmable LDPC Decoder Based on the Bubble-Sort Algorithm
Low density parity check (LDPC) codes are one of the most powerful error correcting codes known. Recent research have pointed out their potential for a low cost, low latency hardw...
Rohit Singhal, Gwan S. Choi, Rabi N. Mahapatra