6 search results - page 2 / 2 » Fast Test Pattern Generation for Sequential Circuits Using D... |
ICCAD
2002
IEEE
14 years 1 months ago
2002
IEEE
In this paper we present an advanced functional extraction tool for automatic generation of high-level RTL from switch-level circuit netlist representation. The tool is called FEV...