Sciweavers

15 search results - page 2 / 3
» Fast and accurate parasitic capacitance models for layout-aw...
Sort
View
ISPD
2007
ACM
124views Hardware» more  ISPD 2007»
13 years 5 months ago
Accurate power grid analysis with behavioral transistor network modeling
In this paper, we propose fast and efficient techniques to analyze the power grid with accurate modeling of the transistor network. The solution techniques currently available for...
Anand Ramalingam, Giri Devarayanadurg, David Z. Pa...
DAC
1989
ACM
13 years 7 months ago
An Efficient Finite Element Method for Submicron IC Capacitance Extraction
We present an accurate and efficient method for extraction of parasitic capacitances in submicron integrated circuits. The method uses a 3-D finite element model in which the cond...
N. P. van der Meijs, Arjan J. van Genderen
ICCAD
2005
IEEE
101views Hardware» more  ICCAD 2005»
14 years 16 days ago
FastSies: a fast stochastic integral equation solver for modeling the rough surface effect
In this paper we describe several novel sparsification techniques used in a Fast Stochastic Integral Equation Solver to compute the mean value and the variance of capacitance of ...
Zhenhai Zhu, Jacob K. White
IPPS
2002
IEEE
13 years 8 months ago
Fast Inductance Extraction of Large VLSI Circuits
Accurate estimation of signal delay is critical to the design and verification of VLSI circuits. At very high frequencies, signal delay in circuits with small feature sizes is do...
Hemant Mahawar, Vivek Sarin, Weiping Shi
CDES
2006
146views Hardware» more  CDES 2006»
13 years 5 months ago
ANN-Based Spiral Inductor Parameter Extraction and Layout Re-Design
A neural network approach is presented for modeling and characterization of on-chip copper spiral inductors. The approach involves the creation of neural network models to map 3D ...
Abby A. Ilumoka, Yeonbum Park