Sciweavers

2 search results - page 1 / 1
» Fast power loss calculation for digital static CMOS circuits
Sort
View
DATE
1997
IEEE
70views Hardware» more  DATE 1997»
13 years 9 months ago
Fast power loss calculation for digital static CMOS circuits
: In this paper, we present a new dynamic power estimation method that produces accurate power measures at considerably faster run times. The approach uses an enhanced switch-level...
Sergey Gavrilov, Alexey Glebov, S. Rusakov, David ...
DATE
2003
IEEE
90views Hardware» more  DATE 2003»
13 years 10 months ago
Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching
While fast timing analysis methods, such as asymptotic waveform evaluation (AWE), have been well established for linear circuits, the timing analysis for non-linear circuits, whic...
Zhong Wang, Jianwen Zhu