Sciweavers

16 search results - page 2 / 4
» Fault tolerant placement and defect reconfiguration for nano...
Sort
View
SIES
2010
IEEE
13 years 2 months ago
Distributed Coordination of Task Migration for Fault-Tolerant FlexRay Networks
In this paper we present an approach to increase the fault tolerance in FlexRay networks by introducing backup nodes to replace defect ECUs (Electronic Control Units). In order to ...
Kay Klobedanz, Gilles B. Defo, Wolfgang Mülle...
ICCAD
2005
IEEE
130views Hardware» more  ICCAD 2005»
14 years 1 months ago
A cache-defect-aware code placement algorithm for improving the performance of processors
— Yield improvement through exploiting fault-free sections of defective chips is a well-known technique [1][2]. The idea is to partition the circuitry of a chip in a way that fau...
Tohru Ishihara, Farzan Fallah
DAC
2004
ACM
14 years 5 months ago
Defect tolerant probabilistic design paradigm for nanotechnologies
Recent successes in the development and self-assembly of nanoelectronic devices suggest that the ability to manufacture dense nanofabrics is on the near horizon. However, the trem...
Margarida F. Jacome, Chen He, Gustavo de Veciana, ...
DATE
2005
IEEE
152views Hardware» more  DATE 2005»
13 years 10 months ago
Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips
Technology Roadmap for Semiconductors (ITRS) clearly identifies the integration of electrochemical and electrobiological techniques as one of the system-level design challenges tha...
Fei Su, Krishnendu Chakrabarty
IOLTS
2007
IEEE
124views Hardware» more  IOLTS 2007»
13 years 10 months ago
On-Line Self-Healing of Circuits Implemented on Reconfigurable FPGAs
i To boost logic density and reduce per unit power consumption SRAM-based FPGAs manufacturers adopted nanometric technologies. However, this technology is highly vulnerable to radi...
Manuel G. Gericota, Luís F. Lemos, Gustavo ...