Sciweavers

36 search results - page 1 / 8
» Fine-grained energy profiling for power-aware application de...
Sort
View
HUC
2009
Springer
13 years 9 months ago
ViridiScope: design and implementation of a fine grained power monitoring system for homes
A key prerequisite for residential energy conservation is knowing when and where energy is being spent. Unfortunately, the current generation of energy reporting devices only prov...
Younghun Kim, Thomas Schmid, Zainul Charbiwala, Ma...
ASPDAC
2004
ACM
96views Hardware» more  ASPDAC 2004»
13 years 8 months ago
Mixed-clock issue queue design for energy aware, high-performance cores
- Globally-Asynchronous, Locally-Synchronous (GALS) design style has started to gain interest recently as a possible solution to the increased design complexity, power and thermal ...
Venkata Syam P. Rapaka, Emil Talpes, Diana Marcule...
USENIX
2003
13 years 5 months ago
Design and Implementation of Power-Aware Virtual Memory
Despite constant improvements in fabrication technology, hardware components are consuming more power than ever. With the everincreasing demand for higher performance in highly-in...
Hai Huang, Padmanabhan Pillai, Kang G. Shin
EUC
2004
Springer
13 years 9 months ago
Non-uniform Set-Associative Caches for Power-Aware Embedded Processors
Abstract. Power consumption is becoming one of the most important constraints for microprocessor design in nanometer-scale technologies. Especially, as the transistor supply voltag...
Seiichiro Fujii, Toshinori Sato
HIPEAC
2005
Springer
13 years 10 months ago
Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems
Abstract. Power efficiency has become a key design trade-off in embedded system designs. For system-on-a-chip embedded systems, an external bus interconnects embedded processor co...
Ke Ning, David R. Kaeli