Sciweavers

8 search results - page 2 / 2
» Full Sensitivity and Test Generation for Multiple-Valued Log...
Sort
View
ETS
2006
IEEE
119views Hardware» more  ETS 2006»
14 years 4 days ago
On-Chip Test Generation Using Linear Subspaces
A central problem in built-in self test (BIST) is how to efficiently generate a small set of test vectors that detect all targeted faults. We propose a novel solution that uses l...
Ramashis Das, Igor L. Markov, John P. Hayes
DATE
2000
IEEE
136views Hardware» more  DATE 2000»
13 years 10 months ago
On Applying Incremental Satisfiability to Delay Fault Testing
The Boolean satisfiability problem (SAT) has various applications in electronic design automation (EDA) fields such as testing, timing analysis and logic verification. SAT has bee...
Joonyoung Kim, Jesse Whittemore, Karem A. Sakallah...
AMOST
2007
ACM
13 years 10 months ago
Using LTL rewriting to improve the performance of model-checker based test-case generation
Model-checkers have recently been suggested for automated software test-case generation. Several works have presented methods that create efficient test-suites using model-checker...
Gordon Fraser, Franz Wotawa