Sciweavers

30 search results - page 6 / 6
» Getting High-Performance Silicon from System-Level Design
Sort
View
SAMOS
2004
Springer
13 years 9 months ago
Scalable Instruction-Level Parallelism.
This paper presents a model for instruction-level distributed computing that allows the implementation of scalable chip multiprocessors. Based on explicit microthreading it serves ...
Chris R. Jesshope
TPDS
2002
134views more  TPDS 2002»
13 years 4 months ago
Performance of CORBA-Based Client-Server Architectures
Middleware has been introduced to provide interoperability as well as transparent location of servers in heterogeneous client-server environments. Although such benefits accrue fro...
Istabrak Abdul-Fatah, Shikharesh Majumdar
EDCC
2006
Springer
13 years 8 months ago
SEU Mitigation Techniques for Microprocessor Control Logic
The importance of fault tolerance at the processor architecture level has been made increasingly important due to rapid advancements in the design and usage of high performance de...
T. S. Ganesh, Viswanathan Subramanian, Arun K. Som...
DATE
2006
IEEE
113views Hardware» more  DATE 2006»
13 years 10 months ago
Automatic ADL-based operand isolation for embedded processors
Cutting-edge applications of future embedded systems demand highest processor performance with low power consumption to get acceptable battery-life times. Therefore, low power opt...
Anupam Chattopadhyay, B. Geukes, David Kammler, Er...
ECBS
2006
IEEE
122views Hardware» more  ECBS 2006»
13 years 10 months ago
Customer-oriented Development of Complex Distributed Systems
Complex and distributed systems are more and more common. Hardware is going from strength to strength and is embedded in high performance peer-to-peer networks mostly. The task of...
Ivonne Erfurth