Sciweavers

Share
19 search results - page 1 / 4
» Guidance of Loop Ordering for Reduced Memory Usage in Signal...
Sort
View
VLSISP
2008
104views more  VLSISP 2008»
8 years 11 months ago
Guidance of Loop Ordering for Reduced Memory Usage in Signal Processing Applications
Data dominated signal processing applications are typically described using large and multi-dimensional arrays and loop nests. The order of production and consumption of array ele...
Per Gunnar Kjeldsberg, Francky Catthoor, Sven Verd...
DAC
2003
ACM
10 years 25 days ago
A complexity effective communication model for behavioral modeling of signal processing applications
In this paper, we argue that the address space of memory regions that participate in inter task communication is over-specified by the traditional communication models used in beh...
M. N. V. Satya Kiran, M. N. Jayram, Pradeep Rao, S...
TJS
2002
121views more  TJS 2002»
8 years 11 months ago
Precise Data Locality Optimization of Nested Loops
A significant source for enhancing application performance and for reducing power consumption in embedded processor applications is to improve the usage of the memory hierarchy. In...
Vincent Loechner, Benoît Meister, Philippe C...
DATE
2009
IEEE
135views Hardware» more  DATE 2009»
9 years 6 months ago
Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration
ReconīŦgurable Architectures are good candidates for application accelerators that cannot be set in stone at production time. FPGAs however, often suffer from the area and perfor...
Giovanni Ansaloni, Paolo Bonzini, Laura Pozzi
TCSV
2008
225views more  TCSV 2008»
8 years 11 months ago
Analysis and Efficient Architecture Design for VC-1 Overlap Smoothing and In-Loop Deblocking Filter
Abstract--In contrast to the macroblock-based in-loop deblocking filters, the filters of VC-1 perform all horizontal edges (for in-loop filtering) or vertical edges (for overlap sm...
Yen-Lin Lee, T. Q. Nguyen
books