Sciweavers

11 search results - page 3 / 3
» Hardware Implementation Study of the SCFQ-CA and DRR-CA Sche...
Sort
View
PPOPP
2010
ACM
14 years 3 days ago
Load balancing on speed
To fully exploit multicore processors, applications are expected to provide a large degree of thread-level parallelism. While adequate for low core counts and their typical worklo...
Steven Hofmeyr, Costin Iancu, Filip Blagojevic