Sciweavers

98 search results - page 2 / 20
» Hardware Partitioning Software for Dynamically Reconfigurabl...
Sort
View
DAC
2004
ACM
13 years 8 months ago
An SoC design methodology using FPGAs and embedded microprocessors
In System on Chip (SoC) design, growing design complexity has esigners to start designs at higher abstraction levels. This paper proposes an SoC design methodology that makes full...
Nobuyuki Ohba, Kohji Takano
ICASSP
2008
IEEE
13 years 11 months ago
Implementing communications systems on an SDR SoC
Software Defined Radios (SDRs) offer a programmable and dynamically reconfigurable method of reusing hardware to implement the physical layer processing of multiple communications...
John Glossner, Daniel Iancu, Mayan Moudgill, Sanja...
COMPUTER
2002
129views more  COMPUTER 2002»
13 years 4 months ago
Networks on Chips: A New SoC Paradigm
of abstraction and coarse granularity and distributed communication control. Focusing on using probabilistic metrics such as average values or variance to quantify design objective...
Luca Benini, Giovanni De Micheli
DATE
2003
IEEE
132views Hardware» more  DATE 2003»
13 years 10 months ago
Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design
On-chip communication design includes designing software (SW) parts (operating system, device drivers, interrupt service routines, etc.) as well as hardware (HW) parts (on-chip co...
Youngchul Cho, Ganghee Lee, Sungjoo Yoo, Kiyoung C...
IPPS
2003
IEEE
13 years 10 months ago
Targeting Tiled Architectures in Design Exploration
Tiled architectures can provide a model for early estimation of global interconnect costs. A design exploration tool for reconfigurable architectures is currently under developmen...
Lilian Bossuet, Wayne Burleson, Guy Gogniat, Vikas...