Sciweavers

398 search results - page 1 / 80
» Hardware Reuse at the Behavioral Level
Sort
View
DAC
1999
ACM
13 years 9 months ago
Hardware Reuse at the Behavioral Level
Standard interfaces for hardware reuse are currently de ned at the structural level. In contrast to this, our contribution de nes the reuse interface at the behavioral registertra...
Patrick Schaumont, Radim Cmar, Serge Vernalde, Mar...
ASPDAC
2012
ACM
253views Hardware» more  ASPDAC 2012»
12 years 19 days ago
An integrated and automated memory optimization flow for FPGA behavioral synthesis
Behavioral synthesis tools have made significant progress in compiling high-level programs into register-transfer level (RTL) specifications. But manually rewriting code is still ...
Yuxin Wang, Peng Zhang, Xu Cheng, Jason Cong
IRI
2007
IEEE
13 years 11 months ago
Reuse Technique in Hardware Design
The paper presents a technique for the design of digital systems on the basis of reusable hardware templates, which are circuits with modifiable functionality that might be custom...
Valery Sklyarov, Iouliia Skliarova
FACS
1991
170views Hardware» more  FACS 1991»
13 years 8 months ago
Deriving Measures of Software Reuse in Object Oriented Systems
The analysis and measurement of current levels of software reuse are necessary to monitor improvements. This paper provides a framework for the derivation of measures of software ...
James M. Bieman
ACSD
2004
IEEE
124views Hardware» more  ACSD 2004»
13 years 8 months ago
A Behavioral Type Inference System for Compositional System-on-Chip Design
The design productivity gap has been recognized by the semiconductor industry as one of the major threats to the continued growth of system-on-chips and embedded systems. Ad-hoc s...
Jean-Pierre Talpin, David Berner, Sandeep K. Shukl...