Sciweavers

85 search results - page 17 / 17
» High Data Rate 8-Bit Crypto Processor
Sort
View
ASPLOS
2010
ACM
14 years 1 days ago
MacroSS: macro-SIMDization of streaming applications
SIMD (Single Instruction, Multiple Data) engines are an essential part of the processors in various computing markets, from servers to the embedded domain. Although SIMD-enabled a...
Amir Hormati, Yoonseo Choi, Mark Woh, Manjunath Ku...
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
13 years 11 months ago
Virtually Pipelined Network Memory
We introduce virtually-pipelined memory, an architectural technique that efficiently supports high-bandwidth, uniform latency memory accesses, and high-confidence throughput eve...
Banit Agrawal, Timothy Sherwood
VEE
2005
ACM
218views Virtualization» more  VEE 2005»
13 years 10 months ago
The pauseless GC algorithm
Modern transactional response-time sensitive applications have run into practical limits on the size of garbage collected heaps. The heap can only grow until GC pauses exceed the ...
Cliff Click, Gil Tene, Michael Wolf
ICRA
1999
IEEE
151views Robotics» more  ICRA 1999»
13 years 9 months ago
Interaction with a Realtime Dynamic Environment Simulation Using a Magnetic Levitation Haptic Interface Device
A high performance six degree-of-freedom magnetic levitation haptic interface device has been integrated with a physically-based dynamic rigid-body simulation to enable realistic ...
Peter J. Berkelman, Ralph L. Hollis, David Baraff
TC
2010
13 years 3 months ago
PERFECTORY: A Fault-Tolerant Directory Memory Architecture
—The number of CPUs in chip multiprocessors is growing at the Moore’s Law rate, due to continued technology advances. However, new technologies pose serious reliability challen...
Hyunjin Lee, Sangyeun Cho, Bruce R. Childers