Sciweavers

3 search results - page 1 / 1
» High Level Synthesis of Degradable ASICs Using Virtual Bindi...
Sort
View
VTS
2007
IEEE
135views Hardware» more  VTS 2007»
13 years 10 months ago
High Level Synthesis of Degradable ASICs Using Virtual Binding
—As the complexity of the integrated circuits increases, they become more susceptible to manufacturing faults, decreasing the total process yield. Thus, it would be desirable to ...
Nima Honarmand, A. Shahabi, Hasan Sohofi, Maghsoud...
ISLPED
2005
ACM
111views Hardware» more  ISLPED 2005»
13 years 9 months ago
Peak temperature control and leakage reduction during binding in high level synthesis
Temperature is becoming a first rate design criterion in ASICs due to its negative impact on leakage power, reliability, performance, and packaging cost. Incorporating awareness o...
Rajarshi Mukherjee, Seda Ogrenci Memik, Gokhan Mem...
DATE
2002
IEEE
137views Hardware» more  DATE 2002»
13 years 8 months ago
Practical Instruction Set Design and Compiler Retargetability Using Static Resource Models
The design of application (-domain) specific instructionset processors (ASIPs), optimized for code size, has traditionally been accompanied by the necessity to program assembly, ...
Qin Zhao, Bart Mesman, Twan Basten