31 search results - page 7 / 7 » High Level Synthesis of Pipelined Instruction Set Processors... |
MICRO
1999
IEEE
13 years 9 months ago
1999
IEEE
Since there is generally insufficient instruction level parallelism within a single basic block, higher performance is achieved by speculatively scheduling operations in superbloc...