Sciweavers

74 search results - page 13 / 15
» High Performance Image Processing on a Massively Parallel Pr...
Sort
View
DATE
2008
IEEE
156views Hardware» more  DATE 2008»
14 years 14 days ago
Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications
Embedded systems are becoming increasingly complex. Besides the additional processing capabilities, they are characterized by high diversity of computational models coexisting in ...
Antonio Carlos Schneider Beck, Mateus B. Rutzig, G...
HIS
2001
13 years 7 months ago
A Bayesian Track-before-Detect Algorithm for IR Point Target Detection
An algorithm has been developed for the detection of point targets in uncluttered background based on a Bayesian track before detect method. The algorithm has an application in th...
Robert C. Warren
HPCA
2002
IEEE
14 years 6 months ago
Evaluation of a Multithreaded Architecture for Cellular Computing
Cyclops is a new architecture for high performance parallel computers being developed at the IBM T. J. Watson Research Center. The basic cell of this architecture is a single-chip...
Calin Cascaval, José G. Castaños, Lu...
ESTIMEDIA
2009
Springer
14 years 17 days ago
QoS management of dynamic video tasks by task splitting and skipping
—We have integrated processing with deterministic and non-deterministic resource usage in an overall application and evaluated its performance on a multi-core processor platform....
Rob Albers, Eric Suijs, Peter H. N. de With
COMPUTING
2004
204views more  COMPUTING 2004»
13 years 5 months ago
Image Registration by a Regularized Gradient Flow. A Streaming Implementation in DX9 Graphics Hardware
The presented image registration method uses a regularized gradient flow to correlate the intensities in two images. Thereby, an energy functional is successively minimized by des...
Robert Strzodka, Marc Droske, Martin Rumpf