Sciweavers

9 search results - page 1 / 2
» High-level Software Energy Macro-modeling
Sort
View
ICCD
2002
IEEE
141views Hardware» more  ICCD 2002»
14 years 1 months ago
Embedded Operating System Energy Analysis and Macro-Modeling
A large and increasing number of modern embedded systems are subject to tight power/energy constraints. It has been demonstrated that the operating system (OS) can have a signifi...
Tat Kee Tan, Anand Raghunathan, Niraj K. Jha
FCCM
2011
IEEE
220views VLSI» more  FCCM 2011»
12 years 8 months ago
Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems
— This paper describes an architecture and FPGA synthesis toolchain for building specialized, energy-saving coprocessors called Irregular Code Energy Reducers (ICERs) for a wide ...
Manish Arora, Jack Sampson, Nathan Goulding-Hotta,...
ICASSP
2008
IEEE
13 years 11 months ago
Analyzing the scalability of SIMD for the next generation software defined radio
Previous studies have shown that wireless DSP algorithms exhibit high levels of data level parallelism (DLP). Commercial and research work in the field of software defined radio...
Mark Woh, Yuan Lin, Sangwon Seo, Trevor N. Mudge, ...
FCCM
2011
IEEE
241views VLSI» more  FCCM 2011»
12 years 8 months ago
Multilevel Granularity Parallelism Synthesis on FPGAs
— Recent progress in High-Level Synthesis (HLS) es has helped raise the abstraction level of FPGA programming. However implementation and performance evaluation of the HLS-genera...
Alexandros Papakonstantinou, Yun Liang, John A. St...
EMSOFT
2006
Springer
13 years 8 months ago
Energy adaptation for multimedia information kiosks
Video kiosks increasingly contain powerful PC-like embedded processors, allowing them to display video at a high level of quality. Such video display, however, entails significant...
Richard Urunuela, Gilles Muller, Julia L. Lawall