Sciweavers

2 search results - page 1 / 1
» Highly Scalable Dynamically Reconfigurable Systolic Ring-Arc...
Sort
View
DATE
2002
IEEE
84views Hardware» more  DATE 2002»
13 years 9 months ago
Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications
Microprocessors are today getting more and more inefficient for a growing range of applications. Its principles -The Von Neumann paradigm[3]- based on the sequential execution of ...
Gilles Sassatelli, Lionel Torres, Pascal Benoit, T...
FPL
2010
Springer
188views Hardware» more  FPL 2010»
13 years 2 months ago
SeqHive: A Reconfigurable Computer Cluster for Genome Re-sequencing
We demonstrate how Field Programmable Gate Arrays (FPGAs) may be used to address the computing challenges associated with assembling genome sequences from recent ultra-high-through...
Kristian Stevens, Henry Chen, Terry Filiba, Peter ...