Sciweavers

10 search results - page 1 / 2
» Highly scalable parallel parametrizable architecture of the ...
Sort
View
DATE
1997
IEEE
86views Hardware» more  DATE 1997»
13 years 9 months ago
Highly scalable parallel parametrizable architecture of the motion estimator
In this paper a parametrizable architecture of a motion estimator (ME) is presented. The ME is designed as a generic full pixel calculation module which can be adopted for di eren...
Radim Cmar, Serge Vernalde
ICIP
2009
IEEE
13 years 2 months ago
Highly-parallelized motion estimation for Scalable Video Coding
In this paper, we discuss the design of a highly-parallel motion estimator for real-time Scalable Video Coding (SVC). In an SVC, motion is commonly estimated bidirectionally and o...
Marijn J. H. Loomans, Cornelis J. Koeleman, Peter ...
DSD
2009
IEEE
147views Hardware» more  DSD 2009»
13 years 8 months ago
A High Performance Hardware Architecture for One Bit Transform Based Motion Estimation
Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low computat...
Abdulkadir Akin, Yigit Dogan, Ilker Hamzaoglu
DATE
2010
IEEE
144views Hardware» more  DATE 2010»
13 years 10 months ago
A reconfigurable hardware for one bit transform based multiple reference frame Motion Estimation
—Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low comput...
Abdulkadir Akin, G. Sayilar, Ilker Hamzaoglu
ICMCS
2007
IEEE
107views Multimedia» more  ICMCS 2007»
13 years 11 months ago
Power Efficient Motion Estimation using Multiple Imprecise Metric Computations
In this paper, we propose power efficient motion estimation (ME) using multiple imprecise sum absolute difference (SAD) metric computations. We extend recent work in [18] by prov...
In Suk Chong, Antonio Ortega