Sciweavers

8 search results - page 1 / 2
» IPR: In-Place Reconfiguration for FPGA fault tolerance
Sort
View
ICCAD
2009
IEEE
88views Hardware» more  ICCAD 2009»
13 years 2 months ago
IPR: In-Place Reconfiguration for FPGA fault tolerance
Zhe Feng 0002, Yu Hu, Lei He, Rupak Majumdar
FPL
2009
Springer
149views Hardware» more  FPL 2009»
13 years 9 months ago
Reconfigurable fault tolerance: A framework for environmentally adaptive fault mitigation in space
Commercial SRAM-based FPGAs have the potential to provide aerospace applications with the necessary performance to meet next-generation mission requirements. However, the suscepti...
Adam Jacobs, Alan D. George, Grzegorz Cieslewski
DDECS
2007
IEEE
143views Hardware» more  DDECS 2007»
13 years 10 months ago
Fault Injection and Simulation for Fault Tolerant Reconfigurable Duplex System
– The implementation and the fault simulation technique for the highly reliable digital design using two FPGAs under a processor control is presented. Two FPGAs are used for dupl...
Pavel Kubalík, Jirí Kvasnicka, Hana ...
FPGA
2000
ACM
141views FPGA» more  FPGA 2000»
13 years 8 months ago
Tolerating operational faults in cluster-based FPGAs
In recent years the application space of reconfigurable devices has grown to include many platforms with a strong need for fault tolerance. While these systems frequently contain ...
Vijay Lakamraju, Russell Tessier
TC
1998
13 years 4 months ago
Methodologies for Tolerating Cell and Interconnect Faults in FPGAs
—The very high levels of integration and submicron device sizes used in current and emerging VLSI technologies for FPGAs lead to higher occurrences of defects and operational fau...
Fran Hanchek, Shantanu Dutt