Sciweavers

29 search results - page 2 / 6
» Improved Fault Emulation for Synchronous Sequential Circuits
Sort
View
ICCAD
1998
IEEE
122views Hardware» more  ICCAD 1998»
13 years 9 months ago
Dynamic fault collapsing and diagnostic test pattern generation for sequential circuits
In this paper, we present results for significantly improving the performance of sequential circuit diagnostic test pattern generation (DATPG). Our improvements are achieved by de...
Vamsi Boppana, W. Kent Fuchs
ICCAD
1999
IEEE
115views Hardware» more  ICCAD 1999»
13 years 9 months ago
An approach for improving the levels of compaction achieved by vector omission
We describe a method referred to as sequence counting to improve on the levels of compaction achievable by vector omission based static compaction procedures. Such procedures are ...
Irith Pomeranz, Sudhakar M. Reddy
DAC
1994
ACM
13 years 9 months ago
Clock Grouping: A Low Cost DFT Methodology for Delay Testing
A low overhead DFT technique, called clock-grouping, for delay testing of sequential synchronous circuits is presented. The proposed technique increases robust path delay fault co...
Wen-Chang Fang, Sandeep K. Gupta