Sciweavers

148 search results - page 1 / 30
» Improving simulation-based verification by means of formal m...
Sort
View
ASPDAC
2004
ACM
94views Hardware» more  ASPDAC 2004»
13 years 8 months ago
Improving simulation-based verification by means of formal methods
The design of complex systems is largely ruled by the time needed for verification. Even though formal methods can provide higher reliability, in practice often simulation based ve...
Görschwin Fey, Rolf Drechsler
ITS
2004
Springer
123views Multimedia» more  ITS 2004»
13 years 10 months ago
Combining Heuristics and Formal Methods in a Tool for Supporting Simulation-Based Discovery Learning
Abstract. This paper describes the design of a tool to support learners in simulation-based discovery learning environments. The design redesigns and extents a previous tool to ove...
Koen Veermans, Wouter R. van Joolingen
WSC
2008
13 years 6 months ago
PLCStudio: Simulation based PLC code verification
Proposed in this paper is the architecture of a PLC programming environment that enables a visual verification of PLC programs. The proposed architecture integrates a PLC program ...
Sang C. Park, Chang Mok Park, Gi-Nam Wang, Jonggeu...
ICCS
2007
Springer
13 years 10 months ago
Equivalent Semantic Translation from Parallel DEVS Models to Time Automata
Dynamic reconfigurable simulation based on Discrete Event System Specification (DEVS) requires efficient verification of simulation models. Traditional verification method of DEVS ...
Shoupeng Han, Kedi Huang
WSC
2004
13 years 5 months ago
Simulation-Based Layout Planning of a Production Plant
This paper presents a study that uses simulation to improve shop floor performance by means of two layout types and certain operational parameters. In this study, an overview of t...
Mert Altinkilinc