Sciweavers

8 search results - page 1 / 2
» Improving the Efficiency of Run Time Reconfigurable Devices ...
Sort
View
DATE
2008
IEEE
115views Hardware» more  DATE 2008»
13 years 10 months ago
Improving the Efficiency of Run Time Reconfigurable Devices by Configuration Locking
Run-time reconfigurable logic is a very attractive alterative in the design of SoC. However, configuration overhead can largely decrease the system performance. In this work, we p...
Yang Qu, Juha-Pekka Soininen, Jari Nurmi
ERSA
2008
185views Hardware» more  ERSA 2008»
13 years 5 months ago
Design Framework for Partial Run-Time FPGA Reconfiguration
Partial reconfiguration (PR) reveals many opportunities for integration into FPGA design for potential system optimizations such as reduced area, increased performance, and increa...
Chris Conger, Ann Gordon-Ross, Alan D. George
ICSE
2004
IEEE-ACM
14 years 4 months ago
Dynamic Configuration of Resource-Aware Services
An important emerging requirement for computing systems is the ability to adapt at run time, taking advantage of local computing devices, and coping with dynamically changing reso...
David Garlan, João Pedro Sousa, Mary Shaw, ...
FPGA
1999
ACM
124views FPGA» more  FPGA 1999»
13 years 8 months ago
Don't Care Discovery for FPGA Configuration Compression
One of the major overheads in reconfigurable computing is the time it takes to reconfigure the devices in the system. The configuration compression algorithm presented in our prev...
Zhiyuan Li, Scott Hauck
JCP
2007
154views more  JCP 2007»
13 years 4 months ago
Partially Reconfigurable Vector Processor for Embedded Applications
—Embedded systems normally involve a combination of hardware and software resources designed to perform dedicated tasks. Such systems have widely crept into industrial control, a...
Muhammad Z. Hasan, Sotirios G. Ziavras