Sciweavers

146 search results - page 30 / 30
» Induced subgraphs of given sizes
Sort
View
PDP
2011
IEEE
12 years 9 months ago
Quantifying Thread Vulnerability for Multicore Architectures
Abstract—Continuously reducing transistor sizes and aggressive low power operating modes employed by modern architectures tend to increase transient error rates. Concurrently, mu...
Isil Oz, Haluk Rahmi Topcuoglu, Mahmut T. Kandemir...